

05/22/00

A

## PATENT APPLICATION COVER SHEET

 1c714 U.S. PRO  
 09/575055  
 05/19/00

 HONORABLE COMMISSIONER OF  
 PATENTS AND TRADEMARKS  
 Washington, D.C. 20231

Sir/Madam:

Transmitted herewith is the patent application of:

Inventor(s): Q. Z. LIU; DAVID FEILER; BIN ZHAO; PHIL SHERMAN; MAUREEN BRONGO

For: "Method for Selective Fabrication of High Capacitance Density Areas in a Low Dielectric Constant Material and Related Structures"

Enclosed are:

- ☒ Three (3) Sheets of drawings
- ☐ An assignment of the invention to \_\_\_\_\_
- ☐ The check below includes \$40.00 for the recording of the assignment
- ☐ A verified statement to establish small entity status under 37 C.F.R. § 1.9 and 37 C.F.R. § 1.27
- ☐ Information Disclosure Statement
- ☐ Declaration and Power of Attorney
- ☒ The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)
FOR:	No. Filed	No. Extra
BASIC FEE		
TOTAL CLAIMS	27 -20 =	7
INDEPENDENT CLAIMS	5 -3 =	2
MULTIPLE DEPENDENT CLAIMS PRESENTED		

If the difference in Col. 1 is less than zero,  
enter "0" in Col. 2

## SMALL ENTITY

RATE	FEE
	\$345.00
x 9 =	\$
x 39 =	\$
+130 =	\$
TOTAL	\$

OTHER THAN A  
SMALL ENTITY

RATE	FEE
	\$690.00
x 18 =	\$126.00
x 78 =	\$156.00
+260 =	\$
TOTAL	\$972.00


☒ A check in the amount of \$ 972.00 for the filing fee is enclosed.

☐ Please charge Deposit Account No. 50-0731 in the amount of \$ \_\_\_\_\_

- ☒ The Commissioner is hereby authorized to charge payment of any additional fees associated with this communication, or credit any overpayment to Deposit Account No. 50-0731. A duplicate copy of this sheet is enclosed.

FARJAMI & FARJAMI LLP

Date: 5/19/00



Michael Farjami, Esq.

Reg. No.: 38,135


EL567487725US

"EXPRESS MAIL" mailing label number \_\_\_\_\_

Date of Deposit 5/19/00

I hereby certify that this paper is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

006T50 "ESQ"  
Michael Farjami, Esq.  
FARJAMI & FARJAMI LLP  
16148 Sand Canyon  
Irvine, CA 92618  
(949) 784-4600

(Signature) 

Michael Farjami, Esq.  
(Typed or Printed Name of Person Mailing Paper or Fee)

UNITED STATES PATENT APPLICATION

FOR


**METHOD FOR SELECTIVE FABRICATION OF  
HIGH CAPACITANCE DENSITY AREAS IN A  
LOW DIELECTRIC CONSTANT MATERIAL  
AND RELATED STRUCTURE**

INVENTORS:

**Q.Z. LIU  
DAVID FEILER  
BIN ZHAO  
PHIL SHERMAN  
MAUREEN BRONGO**

"EXPRESS MAIL" mailing label number EL56748772505

Date of Deposit 5/19/00  
I hereby certify that this paper is being deposited with the  
United States Postal Service "Express Mail Post Office to Addressee"  
service under 37 C.F.R. § 1.10 on the date indicated above and is  
addressed to the Commissioner of Patents and Trademarks,  
Washington, D.C. 1231

(Signature)   
(Typed or Printed Name of Person Mailing Paper or Fee) Michael Farjami, Esq.

PREPARED BY:

**FARJAMI & FARJAMI LLP  
16148 Sand Canyon  
Irvine, CA 92618**

**(949) 784-4600**

## BACKGROUND OF THE INVENTION

### 1. FIELD OF THE INVENTION

The present invention is in the field of integrated circuit fabrication. In particular the present invention is in the field of high density capacitors in semiconductor chips.

### 2. BACKGROUND ART

Semiconductor chips comprise both digital circuits and analog circuits. Digital circuits have different capacitance requirements than analog circuits. Due to the slowing effects of unwanted parasitic capacitance, digital circuits on the semiconductor chip generally require low capacitance. In contrast, analog circuits on the semiconductor chip need capacitors with high capacitance density. Thus, for digital circuits there is a drive to decrease capacitance while for analog circuits there is a need to increase the capacitance density.

Device engineers seeking to increase capacitance density in analog circuits on the semiconductor die may attempt to do so in several ways. It is well known that the capacitance value of a parallel plate capacitor is calculated by the equation:

$$C = (\epsilon_0 \epsilon_r A) / d \quad (\text{Equation 1})$$

where  $\epsilon_0$  is the permittivity of the free space ( $\epsilon_0 = 8.85 \times 10^{-14}$  F/cm),  $\epsilon_r$  is the relative permittivity (also referred to as dielectric constant or "k"),  $A$  is the surface area of the capacitor plate and  $d$  is the thickness of the dielectric layer.

Device engineers seeking to gain a higher capacitance density on the semiconductor die for use in analog circuits can do so, based on Equation 1, by increasing the area ( $A$  in Equation 1) of the capacitor plates, by reducing the thickness of the

dielectric between the capacitor plates ( $d$  in Equation 1), or by increasing the relative permittivity of the dielectric material used between the capacitor plates ( $\epsilon_r$  in Equation 1, also known as dielectric constant or “ $k$ ”).

Due to process limitations, the limited surface area of the semiconductor die, and increased fabrication and manufacturing costs, design engineers can only reduce  $d$  or increase  $A$  to a limited extent. Therefore, to attain a higher capacitance density on the semiconductor die for analog circuits design engineers have used relatively high dielectric constant materials for the inter-layer dielectrics used in the semiconductor die.

While the use of high dielectric constant materials in the semiconductor die facilitates the fabrication of capacitors with high capacitance density and is therefore desirable for analog circuits, for digital circuits in the semiconductor chip the use of high dielectric constant dielectric has many disadvantages. One of the disadvantages for digital circuits is an increase in the inter-line coupling capacitance between metal lines. Such capacitance causes “noise” or “crosstalk” between metal lines.

Another disadvantage is the increase in capacitance between different layers of interconnect and also an increase in capacitance between a layer of interconnect to the substrate. It is known in the art that a higher capacitance will increase the interconnect metal line delay, i.e. the “RC” delay. Another disadvantage is the significant increase in power consumption resulting from the higher capacitance since the amount of power consumed is directly proportional to the capacitance.

Thus it is seen that there are conflicting requirements for digital and analog circuits in the semiconductor chip. While analog circuits require capacitors to be fabricated at

high capacitance density, digital circuits do not require capacitors as part of the circuit and as such low capacitance is desirable for digital circuits for the reasons stated above.

However, the use of a low dielectric constant ("low-k") materials in semiconductor die fabrication to generally decrease capacitance and avoid the disadvantages to digital

circuits detailed above runs counter to the need to fabricate high density capacitors for use in the analog circuits.

Device engineers have used metal-insulator-metal ("MIM") and metal-insulator-semiconductor ("MIS") capacitors in semiconductor dies. However, in a process utilizing low dielectric constant dielectrics, it is difficult to achieve a high density MIM or MIS capacitor because of the low dielectric constant of the dielectrics used and also because additional process steps and an extra mask may be required.

Another method that can be used to overcome the conflicting capacitance requirements of digital and analog circuits is to construct one dielectric layer which has a low dielectric constant and has all the advantages discussed above for the digital circuits and another separate layer which has a high dielectric constant and is suitable for fabrication of high density capacitors for analog circuits. However, this leads to increased fabrication costs and may not even be attainable with today's fabrication techniques. It would be very desirable to fabricate both digital and analog circuits using the same dielectric material while ensuring a low capacitance for the digital circuits and a high capacitance density for the analog circuits.

Thus, it can be seen that there is a serious need in the art for a way to achieve high density capacitors for the analog areas of a semiconductor die while at the same time

achieving a low capacitance digital area.

## SUMMARY OF THE INVENTION

The present invention is method for selective fabrication of high capacitance density areas in a low dielectric constant material and related structure. In one embodiment, a first area of a dielectric layer is covered, for example with photoresist, while a second area of the dielectric layer is exposed to a dielectric conversion source such as E-beams, I-beams, oxygen plasma, or an appropriate chemical. The exposure causes the dielectric constant of the dielectric layer in the second area to increase. A number of capacitor trenches are etched in the second area of the dielectric. The capacitor trenches are then filled with an appropriate metal, such as copper, and a chemical mechanical polish is performed. The second area in which the capacitor trenches have been etched and filled has a higher capacitance density relative to the first area. In another embodiment, the exposure to the dielectric conversion source is not performed until after the chemical mechanical polish has been performed.

In yet another embodiment, a blanket layer of metal, such as aluminum, is first deposited. The blanket layer of metal is then etched to form metal lines. Then a gap fill dielectric is utilized to fill the gaps between the remaining metal lines. A first area of the gap fill dielectric is then covered and a second area of the gap fill dielectric is exposed to a dielectric conversion source. After exposure to the dielectric conversion source, the dielectric constant of the gap fill dielectric in the second area increases. The metal lines in the second area can then be used as capacitor electrodes of a high density capacitor.



## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A shows a step of dielectric conversion performed prior to initiation of a damascene fabrication process.

Figure 1B shows a step of dielectric conversion performed after the completion of  
5 a damascene fabrication process.

Figure 2A illustrates a cross section view of a portion of a semiconductor die containing a composite capacitor and two interconnect trenches.

Figure 2B illustrates a top view of a portion of a semiconductor die corresponding to the cross section view in Figure 2A.

Figure 3 illustrates a cross section view of a portion of a semiconductor die during  
10 a selective dielectric conversion step.

## DETAILED DESCRIPTION OF THE INVENTION

The present invention is method for selective fabrication of high capacitance density areas in a low dielectric constant material and related structure. The following description contains specific information pertaining to the implementation of the present invention. One skilled in the art will recognize that the present invention may be implemented in a manner different from that specifically discussed in the present application. Moreover, some of the specific details of the invention are not discussed in order to not obscure the invention. The specific details not described in the present application are within the knowledge of a person of ordinary skill in the art.

The drawings in the present application and their accompanying detailed description are directed to merely example embodiments of the invention. To maintain brevity, other embodiments of the invention which use the principles of the present invention are not specifically described in the present application and are not specifically illustrated by the present drawings.

In the present embodiment, the invention is explained by reference to a damascene process. The term “damascene” is derived from the ancient in-laid metal artistry originated in Damascus. According to the damascene process, trenches are cut into the dielectric and then filled with metal. Then excess metal over the wafer surface is removed to form desired interconnect metal patterns within the trenches. In the present embodiment copper is used as the metal and a dielectric with a low dielectric constant is used as the inter-layer dielectric.

It is known that when a dielectric material is exposed to Electron beams (E-beams) or Ion beams (I-beams) the properties of the dielectric material can change. This was explained in a co-pending application entitled "Fabrication Of Improved Low-K Dielectric Structures," filed on April 25, 2000, Serial Number 09/559,292, and assigned to the assignee of the present application. The disclosure in that co-pending application is hereby fully incorporated by reference into the present application. In the present application, E-beams or I-beams are referred to as a "dielectric conversion source."

It is noted in particular that a low dielectric constant material can be converted to a high dielectric constant material. As discussed above, a higher dielectric constant results in higher capacitance. By exposing a dielectric layer to E-beams or I-beams, for example, the dielectric layer could be converted to a higher dielectric constant and thus be more suitable for use in analog circuits requiring a high capacitance density. Moreover, as was explained in the above-referenced co-pending application, E-beams or I-beams can be specifically used for converting low dielectric constant material to high dielectric constant material in a copper damascene process.

Figures 1A and 1B illustrate cross sections of a semiconductor die. Inter-layer dielectric 12 is shown resting on semiconductor substrate 14. Semiconductor substrate 14 is usually made of silicon. Inter-layer dielectric 12 can be a low dielectric constant material such as hydrogen silsesquioxane (HSQ). In the embodiment of the invention using a copper damascene process, dielectric conversion can be performed either prior to the start of a damascene fabrication process, or after the completion of a damascene fabrication process. In the present application, the dielectric constant of the initial

dielectric material is referred to as a “first dielectric constant” and the dielectric constant of the “converted” dielectric material is referred to as a “second dielectric constant.”

Figure 1A shows the step of conversion of inter-layer dielectric 12 being performed prior to the beginning of a damascene fabrication process, i.e. prior to etching any trenches in inter-layer dielectric 12. In contrast, Figure 1B shows the conversion step being performed after the completion of a damascene fabrication process, i.e. after trenches 34, 36, 38, 40, 42, 44, 46, 48 and 50 have been etched in inter-layer dielectric 12 and filled with copper 32 and a chemical mechanical polish (“CMP”) has been performed.

Due to the conversion of the initially low dielectric constant inter-layer dielectric 12 either prior to the beginning of a damascene fabrication process or after the completion of a damascene fabrication process, the dielectric constant of inter-layer dielectric 12 will increase and a high density capacitance will be achievable.

Figure 2A illustrates a cross section of semiconductor die 10 after “capacitor trenches” 16, 18, 20, 22, 24 and 26 and “interconnect trenches” 28 and 30 have been etched in inter-layer dielectric 12 and filled with copper 32 and a CMP has been performed to remove the excess copper from the surface of the low dielectric constant dielectric 12. As an example, inter-layer dielectric 12 can be a low dielectric constant dielectric such as hydrogen silsesquioxane (HSQ). In the present application, the area in which interconnect trenches 28 and 30 are etched is referred to as a “first area” while the area in which capacitor trenches 16, 18, 20, 22, 24 and 26 are etched is referred to as a “second area.”

Capacitor trenches 16, 18, 20, 22, 24 and 26 and interconnect trenches 28 and 30

have been etched into inter-layer dielectric 12 and have been filled with copper 32 using processes known in the art. Capacitor trenches 16, 18, 20, 22, 24 and 26 are part of a composite capacitor which is described in more detail in a later section of this application. Interconnect trenches 28 and 30 are not part of any capacitors and are used solely to carry electrical signals in semiconductor die 10.

Referring again to Figure 2A, the depth of capacitor trenches 16, 18, 20, 22, 24 and 26 is referred to by numeral 13 and in the present embodiment is approximately 0.4 to 0.6 microns. The width of capacitor trenches 16, 18, 20, 22, 24 and 26 is referred to by numeral 15 and in the present embodiment is approximately 0.2 microns. The distance between capacitor trenches 16 and 18, between capacitor trenches 18 and 20, capacitor trenches 20 and 22, capacitor trenches 22 and 24, or capacitor trenches 24 and 26 is referred to by numeral 17 and in the present embodiment is approximately 0.2 microns.

Figure 2B illustrates a top view of semiconductor die 10 corresponding to the cross section view shown in Figure 2A. It can be seen from the top view shown in Figure 2B that capacitor trenches 16, 18, 20, 22, 24 and 26 are etched into inter-layer dielectric 12 as a “comb structure.” It can be seen from the top view shown in Figure 2B that capacitor trenches 16, 20 and 24 are electrically connected and form a first electrode of a composite capacitor. Similarly, capacitor trenches 18, 22, and 26 are electrically connected and form a second electrode of the composite capacitor. Although in this embodiment the composite capacitor consists of a total of six capacitor trenches, the number of capacitor trenches used to build the capacitor could manifestly be greater or fewer than six without departing from the spirit or scope of the invention. In Figure 2B, a portion of dielectric

12 situated between two adjacent trenches in the composite capacitor is referred to generally by numeral 52 and its thickness is referred to by numeral 17.

Figure 3 shows the same cross section view of semiconductor die 10 as was shown in Figure 2B and illustrates the step of converting a low dielectric constant material to a high dielectric constant material. The area of semiconductor die 10 referred to by numeral 54 is used as a part of a digital circuit. Area 54 of semiconductor die 10 is where a low capacitance is desired. The area of semiconductor die 10 referred to by numeral 56 is used as a part of an analog circuit. Area 56 of semiconductor die 10 is where a high capacitance density is desired in order to build capacitors.

The invention uses the method described below to selectively convert inter-layer dielectric 12 in the area referred to by numeral 56 to a high dielectric constant material while leaving inter-layer dielectric 12 in the area referred to by numeral 54 unconverted so that it remains a low dielectric constant material.

Figure 3 shows photoresist 16 patterned over interconnect trenches 28 and 30, which are situated in the area of semiconductor die 10 used as a part of a digital circuit. Photoresist 16 does not cover capacitor trenches 16, 18, 20, 22, 24 and 26 which are situated in the area of semiconductor die 10 used as part of an analog circuit. The patterning of photoresist 16 is done in a manner known in the art.

Figure 3 also illustrates the exposure of the surface of semiconductor die 10 to E-beams or I-beams 18. As discussed above, when a dielectric material is exposed to E-beams or I-beams, the properties of the dielectric material can change and the dielectric constant (i.e. the "k" value) of the material can increase.

As seen in Figure 3, photoresist 16 prevents area 54 of semiconductor die 10 from being exposed to E-beams or I-beams 18. Thus, inter-layer dielectric 12 located under photoresist 16 remains unconverted and maintains a low dielectric constant since the portion of inter-layer dielectric 12 under photoresist 16 remains unexposed to E-beams 18 or I-beams 18. However, inter-layer dielectric 12 situated in the area 56 of semiconductor die 10 is not protected by photoresist 16 and is converted to a higher dielectric constant material after exposure to E-beams 18 or I-beams 18.

Thus, after the dielectric conversion step, inter-layer dielectric 12 surrounding capacitor trenches 16, 18, 20, 22, 24 and 26 in the area of semiconductor die 10 referred to by numeral 56 is converted to become a high dielectric constant material. Inter-layer dielectric 12 surrounding interconnect trenches 28 and 30 in the area of semiconductor die 10 referred to by numeral 54 remains an unconverted low dielectric constant material.

As discussed above, since converted inter-layer dielectric 12 has a higher dielectric constant as a result of dielectric conversion, a composite capacitor fabricated in the area of semiconductor die 10 referred to by numeral 56 will have a higher capacitance than a capacitor built using unconverted inter-layer dielectric 12.

In another embodiment of the invention, an aluminum subtractive etching process is used instead of the copper damascene process. The invention's aluminum subtractive etching process begins with depositing a blanket layer of aluminum. Thereafter, the blanket layer of aluminum is etched and the remaining line of aluminum form a desired pattern. During a "gap fill" process, the gaps between the aluminum lines which remain after etching are filled with a low dielectric constant material such as hydrogen

silsesquioxane ("HSQ"). The gap fill can be performed using a chemical vapor deposition ("CVD") or a spin-on process. In the present application, the dielectric material utilized to perform the "gap fill" process is referred to as a "gap fill dielectric."

Thereafter photoresist is used to aid in selectively converting the underlying gap fill low dielectric constant material. Photoresist is patterned over the area which is to remain unconverted in the underlying gap filler low-k dielectric. The area of the gap fill low-k dielectric which is to be converted is then exposed to E-beams or I-beams. After the dielectric conversion step, the photoresist is stripped using a method known in the art. Then, a blanket layer of CVD oxide is deposited. The surface of the semiconductor die is then planarized by a CMP process. In the present application, the area in which the initial low-k dielectric remains unchanged is referred to as the "first area" while the area in which the initial low-k dielectric is converted to a dielectric with a higher dielectric constant is referred to as a "second area." Also, in the present application, the aluminum lines in the first area are referred to as "interconnect lines" and the aluminum lines in the second area are referred to as "capacitor electrodes."

One difference between the invention's method using the damascene copper/low-k process in the first embodiment of the invention and the subtractive etching aluminum/low-k process in the second embodiment of the invention is that in the damascene copper/low-k process the dielectric conversion could be done either prior to the initiation of the damascene fabrication process or after the completion of the damascene fabrication process. However, in the subtractive etching aluminum/low-k fabrication process, the conversion of the dielectric by E-beams or I-beams cannot be



performed prior to the initiation of the subtractive etching aluminum/low-k fabrication process. Moreover, in the subtractive etching aluminum/low-k fabrication process the conversion of the low-k dielectric by E-beams or I-beams cannot be performed even after the completion of the subtractive etching aluminum/low-k fabrication process.

5 In contrast, in one implementation of the embodiment of the invention using subtractive etching and aluminum/low-k fabrication process, the conversion of the gap filler low-k dielectric by E-beams or I-beams is performed after the initial step of patterning the aluminum and the gap fill process, but before the final step of depositing a blanket layer of CVD oxide and the application of the CMP. It is desirable to expose the  
10 gap filler low-k dielectric to E-beams or I-beams prior to the final step of depositing a blanket layer of CVD oxide since the E-beams or I-beams cannot adequately pass through the blanket layer of CVD oxide to convert the gap filler low-k dielectric if the blanket layer of CVD oxide were deposited over the gap filler low-k dielectric prior to exposure to E-beams or I-beams.

15 In another implementation of this embodiment of the invention, the conversion of the gap filler low-k dielectric by E-beams or I-beams is performed after the final step of depositing a blanket layer of CVD oxide and the application of the CMP. However, in this implementation, a high energy E-beam or I-beam source must be used so that the high energy E-beams or I-beams can adequately pass through the blanket layer of CVD oxide  
20 to convert the gap filler low-k dielectric.

From the above description of the invention it is manifest that various techniques can be used for implementing the concepts of the present invention without departing

from its scope. In one embodiment, the conversion of inter-layer dielectric 12 could be achieved through plasma treatment instead of using E-beams or I-beams. For example, oxygen plasma could be used to convert a low dielectric constant inter-layer dielectric 12 to a higher dielectric constant dielectric. Another embodiment for converting inter-layer dielectric 12 is through chemical treatment. For example, an amine based chemical can be used to convert a low dielectric constant inter-layer dielectric 12 to a higher dielectric constant dielectric. In the present application, oxygen plasma or a chemical used to convert a low-k dielectric material to a material with a higher dielectric constant is referred to as a “dielectric conversion source.”

In addition, various low dielectric constant material other than HSQ, which was used merely as an example in the present application, can be used. Furthermore, the various dimensions and sizes specifically mentioned in the present application can be varied without departing from the scope of the present invention.

As discussed above, the invention’s method has overcome the challenge to achieve areas of low capacitance for digital circuits and areas of high capacitance density for analog circuits. Thus, method for selective fabrication of high capacitance density areas in a low dielectric constant material and related structure have been described.

CLAIMS

1. A method comprising steps of:

covering a first area in a dielectric, said dielectric having a first dielectric constant;

exposing a second area in said dielectric to a dielectric conversion source so as to

5 increase said first dielectric constant of said dielectric in said second area to a second dielectric constant.

2. The method of claim 1 wherein said covering step comprises covering said first area in said dielectric with photoresist.

3. The method of claim 1 wherein said dielectric conversion source comprises E-beams.

4. The method of claim 1 wherein said dielectric conversion source comprises I-beams.

5. The method of claim 1 wherein said dielectric conversion source comprises an amine based chemical.

6. The method of claim 1 wherein said dielectric conversion source comprises oxygen plasma.

7. The method of claim 1 wherein said dielectric is hydrogen silsesquioxane.

8. The method of claim 2 further comprising steps of:

stripping said photoresist;

etching a plurality of interconnect trenches in said first area in said dielectric and  
etching a plurality of capacitor trenches in said second area in said dielectric.

9. The method of claim 8 further comprising a step of filling each of said  
plurality of capacitor trenches and each of said plurality of interconnect trenches with  
metal.

10. The method of claim 9 wherein said metal is copper.

11. A method comprising:

forming a dielectric layer in a semiconductor die, said dielectric layer having a first  
dielectric constant;

covering a first area of said dielectric layer;

exposing a second area in said dielectric layer to a dielectric conversion source so  
as to increase said first dielectric constant of said dielectric layer in said second area to a

second dielectric constant;

etching a plurality of interconnect trenches in said first area in said dielectric layer;

etching a plurality of capacitor trenches in said second area in said dielectric layer;

filling said plurality of interconnect trenches and said plurality of capacitor  
trenches with metal.

12. The method of claim 11 further comprising a step of performing a chemical  
5 mechanical polish after said filling step.

13. The method of claim 11 wherein said metal is copper.

14. A method comprising:  
10 forming a dielectric layer in a semiconductor die, said dielectric layer having a first  
dielectric constant;  
etching a plurality of interconnect trenches in a first area in said dielectric layer;  
etching a plurality of capacitor trenches in a second area in said dielectric layer;  
filling said plurality of interconnect trenches and said plurality of capacitor  
15 trenches with metal;  
performing a chemical mechanical polish on said first and second areas;  
exposing said second area in said dielectric layer to a dielectric conversion source  
so as to increase said first dielectric constant of said dielectric layer in said second area to  
a second dielectric constant.

20 15. The method of claim 14 wherein said metal is copper.

16. A method comprising:

depositing a metal layer in a semiconductor die;

etching said metal layer to form a plurality of interconnect lines in a first area of  
said semiconductor die and a plurality of capacitor electrodes in a second area of said  
5 semiconductor die;

depositing a gap fill dielectric between said plurality of capacitor electrodes and  
between said plurality of interconnect lines;

covering said first area in said gap fill dielectric, said gap fill dielectric having a  
first dielectric constant;

10 exposing said second area in said gap fill dielectric to a dielectric conversion  
source so as to increase said first dielectric constant of said gap fill dielectric in said  
second area to a second dielectric constant.

17. The method of claim 16 wherein said covering step comprises covering said  
15 first area in said gap fill dielectric with photoresist.

18. The method of claim 16 wherein said dielectric conversion source  
comprises E-beams.

20 19. The method of claim 16 wherein said dielectric conversion source  
comprises I-beams.

20. The method of claim 16 wherein said dielectric conversion source comprises an amine based chemical.

21. The method of claim 16 wherein said dielectric conversion source  
5 comprises oxygen plasma.

22. The method of claim 16 wherein said gap fill dielectric is hydrogen silsesquioxane.

23. The method of claim 16 wherein said metal layer comprises aluminum.

24. A structure comprising:  
an interconnect trench in a first area of a dielectric, said first area of said dielectric having a first dielectric constant;

15 a capacitor trench in a second area of said dielectric, said second area of said dielectric having a second dielectric constant;

said second dielectric constant being higher than said first dielectric constant.

25. The structure of claim 24 wherein said capacitor trench and said  
20 interconnect trench are filled with metal.

26. The structure of claim 25 wherein said metal is copper.

27. The structure of claim 25 wherein said metal is aluminum.



# ABSTRACT

Method for selective fabrication of high capacitance density areas in a low dielectric constant material and related structure are disclosed. In one embodiment, a first area of a dielectric layer is covered, for example with photoresist, while a second area of the dielectric layer is exposed to a dielectric conversion source such as E-beams, I-beams, oxygen plasma, or an appropriate chemical. The exposure causes the dielectric constant of the dielectric layer in the second area to increase. A number of capacitor trenches are etched in the second area of the dielectric. The capacitor trenches are then filled with an appropriate metal, such as copper, and a chemical mechanical polish is performed. The second area in which the capacitor trenches have been etched and filled has a higher capacitance density relative to the first area. In another embodiment, the exposure to the dielectric conversion source is not performed until after the chemical mechanical polish has been performed. In yet another embodiment, a blanket layer of metal, such as aluminum, is first deposited. The blanket layer of metal is then etched to form metal lines. Then a gap fill dielectric is utilized to fill the gaps between the remaining metal lines. A first area of the gap fill dielectric is then covered and a second area of the gap fill dielectric is exposed to a dielectric conversion source. After exposure to the dielectric conversion source, the dielectric constant of the gap fill dielectric in the second area increases. The metal lines in the second area can then be used as capacitor electrodes of a high density capacitor.

FIG. 1A




FIG. 1B






FIG. 3

